目前分類:Verilog HDL (9)
- May 10 Thu 2012 16:40
陣列 (Array) 表示法
- Apr 01 Sun 2012 17:22
串列傳輸設計(UART Design by Verilog language)
- Mar 11 Sun 2012 16:20
Wire與reg的差異性?
- Feb 27 Mon 2012 18:12
if - else條件敘述
- Feb 25 Sat 2012 20:04
Blocking & Non Blocking
- Feb 25 Sat 2012 18:34
Verilog 程式區塊(Procedural Blocks)
- Feb 25 Sat 2012 18:18
function & task的差異處